About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5Ghz
Abstract
Interlocked pipelined complementary metal oxide semiconductor (IPCMOS) to analyze microprocessor chip performance, power, noise and clock synchronization was discussed. The asynchronous handshaking local clock circuits in IPCMOS were loaded with 40 latches to simulate practical loading. A high-speed interlocking was achieved by IPCMOS using the combination of a static NOR and the input switch.
Related
Conference paper
A high performance liquid-nitrogen CMOS SRAM technology
Conference paper