About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2017
Conference paper
A comparative study of strain and Ge content in Si1-xGex channel using planar FETs, FinFETs, and strained relaxed buffer layer FinFETs
Abstract
Strained Si1-xGex channel pFinFETs and planar pFETs are fabricated on a strain relaxed buffer virtual substrate to comparatively study the electrical impact of strain and Ge content in the Si1-xGex channel. By comparing the transistor electrical properties of Si1-xGex pFETs on SRB with Si1-xGex pFETs on Si substrate, we successfully decouple the influence of strain and Ge content in the Si1-xGex channel on device performance such as gate stack quality, reliability, and carrier transport. Based on these understandings, dual channel Si/Si1-xGex FinFETs on the SRB with the optimized surface orientation is proposed to further improve the device performance.