About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Technology 2021
Conference paper
Enabling Next Generation CMOS by Novel EOT Scaling Module
Abstract
A new integrated-process approach is introduced enabling precision control and co-optimization of advanced gate stacks delivering 1-2Å EOT scaling while maintaining same gate leakage level compared to a traditional flow. We demonstrated this Tinv oxide integrated scaling on advanced FinFET test vehicles and show > 8% Ion/Ioff gain for SiGe Fin PFET / Si Fin NFET, and similar benefits are preliminarily observed on Nano-Sheet (NS) devices. This paves the way for current and next generation CMOS devices for scaling and performance improvement.