Nanbo Gong, W. Chien, et al.
VLSI Technology 2020
Talk
Dry Resist Characterization Towards Technology Insertion for 28-36P EUV Patterning
Abstract
We assess dry resist capability to enable full design space random logic at 28 and 36P with a single exposure process below 40mJ.
Related
Invited talk
Selective epitaxy and metastable semiconductors
Heinz Schmid
FAME 2023
Conference paper
Co-packaged optics for HPC and data center networks
Pavlos Maniotis, Laurent Schares, et al.
SPIE OPTO 2021
Conference paper
A Multiscale Workflow for Thermal Analysis of 3DI Chip Stacks
Max Bloomfield, Amogh Wasti, et al.
ITherm 2025