Challenges and issues in 65nm CMOS logic technology

Woo-Hyeong Lee

doi:10.1149/1.2778393

ECS Meeting 2007

Conference paper

07 Oct 2007

Challenges and issues in 65nm CMOS logic technology

View publication

Abstract

CMOS logic technology has been evolving so quickly and 65nm logic technology is already in the production. In this paper, some of the common major challenges and issues of 65nm CMOS logic technology are discussed. ©The Electrochemical Society.

Conference paper

Recent advances in search for suitable high-k/metal gate solutions to replace SiON/Poly-silicon gate stacks in CMOS devices for 45nm and beyond technologies

B.P. Linder, V.K. Paruchuri, et al.

ECS Meeting 2007

Conference paper

Challenges in FEOL logic device integration for 32 nm technology node and beyond

Dae-Gyu Park, M. Chudzik, et al.

ECS Meeting 2007

Conference paper

Mixed orientation Si-Si interfaces by hydrophilic bonding and high temperature oxide dissolution: Wafer fabrication technique and device applications

K.L. Saenger, J.P. De Souza, et al.

ECS Meeting 2007

Conference paper

Challenge for high-k/metal gate CMOSFETs in 32 nm generation and beyond

M. Takayanagi

ECS Meeting 2007

View all publications

Abstract

Related

Recent advances in search for suitable high-k/metal gate solutions to replace SiON/Poly-silicon gate stacks in CMOS devices for 45nm and beyond technologies

Challenges in FEOL logic device integration for 32 nm technology node and beyond

Mixed orientation Si-Si interfaces by hydrophilic bonding and high temperature oxide dissolution: Wafer fabrication technique and device applications

Challenge for high-k/metal gate CMOSFETs in 32 nm generation and beyond