Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFETN. LoubetT.B. Hooket al.2017VLSI Technology 2017
A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channelsRuilong XiePietro Montaniniet al.2016IEDM 2016
BEOL process integration for the 7 nm technology nodeT. StandaertGenevieve Beiqueet al.2016IITC/AMC 2016
High performance 14nm SOI FinFET CMOS technology with 0.0174μm2 embedded DRAM and 15 levels of Cu metallizationC.-H.C-H. LinBrian Greeneet al.2014IEDM 2014
Advanced bilayer low-k dielectric cap for reliable high performance Cu-low k interconnectsGriselda BonillaLawrence A. Clevengeret al.2008ADMETA 2008