Publications

A 7F² cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAM's

• • Heinz Hoenigschmid
  • Alexander Frey
  • et al.
• 2000
• IEEE Journal of Solid-State Circuits