About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECTC 2023
Conference paper
Volume-controllable Solder Bumping Technology to Package Substrate Using Injection Molded Solder for Fine-pitch Flip Chip
Abstract
It is challenging to successfully bond large Si chips onto a package substrate with fine-pitch solder bumps. Relatively large pad coplanarity of a package substrate causes open joints or solder bridges. We propose a new solder deposition approach that controls solder volume on each pad, aiming to achieve a 40 µ m pitch joining of a large Si chip with a chip size of 29 x 12 mm onto a package substrate. In the new approach, the thickness of the resist mask is locally modified in addition to the resist opening width. This allows a wider range of solder volume to be deposited on individual pads, thereby compensating for larger pad coplanarity. In this study, we measured the surface profile of package substrates under various conditions. Then, we investigated the effect of pad density and exposure dose on resist thickness and examined whether the combination of the variable resist thickness and variable opening diameter could compensate for the surface topography of package substrates. We also report solder deposition results.