About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
'Trimodal' wafer-level package: Fully compatible electrical, optical, and fluidic chip I/O interconnects
Abstract
We describe the fabrication, assembly, and testing of a wafer-level package with fully compatible electrical, optical, and fluidic ('trimodal') chip I/O interconnects. Various trimodal interconnect configurations are introduced. The trimodal I/Os are fabricated using five minimally demanding masking steps. In order to experimentally characterize the trimodal I/Os, we fabricate two separate substrates to test the chips with these I/Os in a piecewise manner. In the first assembly demonstration, we perform electrical and optical I/O interconnection measurements. In the second assembly demonstration, we perform electrical and fluidic interconnection measurements. Measurements reveal that the metal-clad optical pins (55×110 μm in size) attenuate an optical signal (632.8 nm wavelength) by 3.6 %. The electrical resistance is measured to be 50 mΩ. It is also shown that the fluidic I/Os with the integrated back-side thermofluidic microchannel heat sink can achieve thermal resistance as low as 0.17°C-cm 2/W. Cooling of localized power density of >300 W/cm 2 is also demonstrated. Mechanical testing of polymer pins before and after metallization is also reported. © 2007 IEEE.