D.L. Harame, J.M.C. Stork, et al.
IEDM 1993
Paper
Measurement of PLL phase error caused by power supply noise
Abstract
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
Related
A. Deutsch, W.D. Becker, et al.
IEEE Topical Meeting EPEPS 1996
Conference paper
Measurement of history effect in PD/SOI single-ended CPL circuit
Keith A. Jenkins, R. Puri, et al.
IEEE International SOI Conference 2001
A. Deutsch, G.V. Kopcsay, et al.
ECTC 1997