About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Measurement of history effect in PD/SOI single-ended CPL circuit
Abstract
Direct measurement of history effect in partially depleted silicon on insulator (PD/SOI) was discussed. The mechanism of the history effect in complementary pass-transistor logic (CPL) circuit was also analyzed. The results showed that the relative history effect of CPL gates increases as the supply voltage is lowered.