Michael Ray, Yves C. Martin
Proceedings of SPIE - The International Society for Optical Engineering
A cost effective 28 nm CMOS Interconnect technology is presented for 28 nm node high performance and low power applications. Full entitlement of ultra low-k (ULK) inter-level dielectric is enabled. Copper wiring levels can be combined up to a total of 11 levels. The inter-level dielectric was optimized for low k-value and high strength. The feature profiles were optimized to enable defect-free metallization using conventional tools and processes. High yields and robust reliability were demonstrated. © 2011 Elsevier B.V. All rights reserved.
Michael Ray, Yves C. Martin
Proceedings of SPIE - The International Society for Optical Engineering
Fernando Marianno, Wang Zhou, et al.
INFORMS 2021
A. Ney, R. Rajaram, et al.
Journal of Magnetism and Magnetic Materials
A. Gupta, R. Gross, et al.
SPIE Advances in Semiconductors and Superconductors 1990