About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2004
Conference paper
Aggressively scaled (0.143 μm 2) 6T-SRAM cell for the 32 nm node and beyond
Abstract
A 0.143 μm 2 6T-SRAM cell has been fabricated using a planar SOI technology with mixed electron-beam and optical lithography. This is the smallest functional 6T-SRAM cell ever reported - consistent with cell areas beyond the 32 nm technology node. Enabling process features include a 25 nm SOI layer, Shallow Trench Isolation (STI), 45 nm physical gates with ultra-narrow 15 nm spacers, novel extremely thin cobalt disilicide, 50 nm tungsten plug contacts, and damascene copper interconnects. Device threshold voltages (V T) and cell beta ratio (ß) are optimized for cell stability at these aggressive ground rules. The 0.143 μm 2 6T-SRAM cell exhibits a Static Noise Margin (SNM) of 148 mV at V DD=1.0 V. © 2004 IEEE.