Jing Li, Robert Montoye, et al.
VLSI Circuits 2013
A power and area efficient 108-bit end-around carry adder is implemented using IBM 65nm SOI technology. The adder is used for a multiply-add fused (MAF) floating point unit. Careful balance of the adder structure and structure-aware layout techniques enabled this adder to have a latency of 270ps at power consumption of 20mW with 1V supply. © 2008 Springer Science+Business Media, LLC.
Jing Li, Robert Montoye, et al.
VLSI Circuits 2013
Xiao Yan Yu, Yiu-Hing Chan, et al.
ESSCIRC 2006
James Warnock, Yuen Chan, et al.
IEEE Journal of Solid-State Circuits
Ramyanshu Datta, Sani Nassif, et al.
IEEE ITC 2005