A 353mW 112Gb/s Discrete Multitone Wireline Receiver Datapath with Time-Based ADC in 5nm FinFETJaewon LeePier Andrea Franceseet al.2025ISSCC 2025
A 6.78MHz Single-Stage Regulating Rectifier with Dual Outputs Simultaneously Charged in a Half Cycle Achieving 92.2%-Efficiency and 131mW Output PowerQuanrong ZhuangJunyi Sunet al.2025ISSCC 2025
IBM Telum II Processor Design-Technology Co-Optimizations for Power, Performance, Area and ReliabilityDavid WolpertGerry Streviget al.2025ISSCC 2025
IBM Telum II: Next Generation 5.5GHz Microprocessor with On-Die Data Processing Unit and Improved AI AcceleratorGerry StrevigChris Berryet al.2025ISSCC 2025
A DAC-Based Discrete Multitone Wireline Transmitter in 5nm FinFETSeoyoung JangMarcel Kosselet al.2025ISSCC 2025