Publications

An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS

• • Mark Ferriss
  • Jean-Olivier Plouchart
  • et al.
• 2012
• VLSI Circuits 2012