Publications

1.5-V single work-function W/WN/n⁺-poly gate CMOS device design with 110-nm buried-channel PMOS for 90-nm vertical-cell DRAM

• • Rajesh Rengarajan
  • Boyong He
  • et al.
• 2002
• IEEE Electron Device Letters