About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Wafer bonding: An integration route for hybrid III-V/SiGe CMOS on 300mm
Abstract
Direct wafer bonding is one of today's leading technologies for the dense co-integration of co-planar nano-scaled SiGe p-FETs and InGaAs n-FETs for future low power CMOS application. This paper reports on the fabrication of large-scale InGaAs on insulator substrates, addressing the challenges associated with wafer bonding of InGaAs. It then demonstrates that hybrid dual-channel substrates can also be fabricated by direct wafer bonding with stacked ultra-thin high-mobility layers. These hybrid substrates enable the fabrication of InGaAs/SiGe CMOS circuits.