About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ASMC 2004
Conference paper
Trimming of hard-masks by gaseous chemical oxide removal (COR) for sub-10nm gates/fins, for gate length control and for embedded logic
Abstract
A method for formation and control of silicon gates or fins uses trim of a hard mask by a new gaseous oxide etch. Logic blocks with two separately controlled gate lengths and dielectric thicknesses are embedded on chip.