About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2010
Conference paper
Physical origin of pFET threshold voltage modulation by ge channel ion implantation (GC-I/I)
Abstract
We show a new Ge channel ion implantation scheme for realization of low-VTH pFET, which enables ∼500mV VTH lowering with no Tinv, GIDL and NBTI degradations. We also reveal the physical origin of the large VTH modulation. Based on experimental findings, we propose simplified photo-resist masked dual low-VTH CMOS flow and demonstrate low-VTH pFET/nFET operations. ©2010 IEEE.