About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2006
Conference paper
Novel enhanced stressor with graded embedded SiGe source/drain for high performance CMOS devices
Abstract
We present an advanced CMOS integration scheme based on embedded SiGe (eSiGe) with a novel graded germanium process. The retention of channel strain enabled a pFET performance gain of 15% over a nongraded eSiGe control. When combined with a compressive stress liner (CSL), the pFET drive current reached 770μA/μm at Ioff=100nA/μm with VDD=1V. Competitive nFET performance was maintained. Parasitics such as suicide and junction characteristics were not degraded.