About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Modeling and analysis of parasitic resistance in double gate FinFETs
Abstract
A comprehensive model is presented to analyze the 3D source-drain resistance of undoped double gated FinFETs. The model incorporates the contribution of the spreading resistance, sheet resistance and the contact resistance. The spreading resistance is modeled using a standard 2D model generalized to 3D. The contact resistance is modeled by generalizing the 1D transmission line model to 2D and 3D with appropriate boundary conditions. The model is compared to S/D resistance determined from 3D device simulations. We show excellent agreement between our model and the simulations. ©2008 IEEE.