About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2020
Conference paper
Inference of Deep Neural Networks with Analog Memory Devices
Abstract
Acceleration of Deep Neural Networks (DNNs) inference using non-volatile memory (NVM) arrays, such as PhaseChange Memory (PCM), shows promising advantages with respect to digital implementations, in terms of energy efficiency and speed. By exploiting closed-loop tuning techniques and weight encoding using multiple conductances with varying significance, we experimentally demonstrate, using up to 220 PCM devices, careful analog conductance tuning. Such programming techniques are implementable in a row-by-row scheme, enabling reliable weight encoding for future inference hardware.