Sandip Kundu
IEICE Transactions on Information and Systems
Paper
Incremental synthesis
Abstract
A small change in the input to logic synthesis may cause a large change in the output implementation. This is undesirable if a designer has some investment in the old implementation and does not want it perturbed more than necessary. We describe a method that solves this problem by reusing gates from the old implementation, and restricting synthesis to the modified portions only.
Related
Conference paper
Inductance analysis of on-chip interconnects
Sandip Kundu, Uttam Ghoshal
EDTC 1997
D. Brand
IEEE TC
Conference paper
Timing analysis and optimization: From devices to systems
A. Devgan, Sandip Kundu
ASP-DAC 1998