PaperA simulation study of the switching times of 22- and 17-nm gate-length SOI nFETs on high mobility substrates and Si
PaperA 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAM's
