PaperIIIB-2 Channel Length Characterization of LDD MOSFET's-Jack Y. C. Sun, Matthew R. Wordeman, et al.IEEE T-ED
PaperA 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAM'sHeinz Hoenigschmid, Alexander Frey, et al.IEEE Journal of Solid-State Circuits
PaperA 220-mm2, four- and eight-bank, 256-Mb SDRAM with single-sided stitched WL architectureToshiaki Kirihata, Martin Gall, et al.IEEE Journal of Solid-State Circuits
PaperA Comprehensive Study of Hot-Carrier Instability in P- and N-Type Poly-SI Gated MOSFET’sCharles C.-H. Hsu, Duen-Shun Wen, et al.IEEE Transactions on Electron Devices
