About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SNW 2014
Conference paper
Hybrid III-V/SiGe technology: Improved n-FET performance and CMOS inverter characteristics
Abstract
Recently, hybrid III-V/SiGe CMOS circuits have been demonstrated. Reported InGaAs n-FET performance was severely degraded by the CMOS flow compared to reference devices processed individually. We report on the recovered n-FET performance and its impact on CMOS inverters. In addition, we study the influence of back-bias on short-channel effects immunity and inverter transfer characteristics.