John F. Bulzacchelli, Christian Menolfi, et al.
IEEE JSSC
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Thomas Toifl, Michael Ruegg, et al.
VLSI Circuits 2012
Nikolaos Chrysos, Fredy Neeser, et al.
IEEE Micro
Toke M. Andersen, Florian Krismer, et al.
APEC 2013