Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Paper

A 1.255 GHz clock generator with high-bandwidth supply-rejection using a regulated-replica regulator in 45-nm CMOS

Thomas Toifl, Christian Menolfi, et al.

IEEE Journal of Solid-State Circuits

Conference paper

Catch it if you can: Real-time network anomaly detection with low false alarm rates

Georgios Kathareios, Andreea Anghel, et al.

ICMLA 2017

Paper

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

Rolf Clauberg, Armin Blacha

Journal of Applied Physics

Conference paper

Occupancy sampling for terabit CEE switches

Fredy D. Neeser, Nikolaos I. Chrysos, et al.

HOTI 2012

View all publications

Abstract

Related

A 1.255 GHz clock generator with high-bandwidth supply-rejection using a regulated-replica regulator in 45-nm CMOS

Catch it if you can: Real-time network anomaly detection with low false alarm rates

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

Occupancy sampling for terabit CEE switches