About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Design considerations of SOI digital CMOS VLSI
Abstract
This paper reviews the recent advances of SOI for CMOS VLSI memory and logic applications with particular emphasis on the design issues and advantages resulting from the unique SOI device structure. Static random access memories (SRAMs), dynamic random access memories (DRAMs), and digital CMOS logic circuits are considered. The impact of floating body in partially-depleted devices on the circuit operation, stability, and functionality are addressed. The use of smart body contact to improve the power and delay performance are discussed. Global design issues for high-performance microprocessor applications are addressed.