About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 1998
Conference paper
Hysteresis effect in pass-transistor based partially-depleted SOI CMOS circuits
Abstract
Pass-transistor based circuits such as Complimentary Pass-transistor Logic (CPL) have recently emerged as strong contenders for implementing high-performance arithmetic operations. The single-ended version known as LEAP offers the advantage of lower power in addition to high performance. The nMOS pass-transistor based circuits with partially-depleted SOI devices offer significant performance improvement over the bulk-CMOS due to the absence of reverse body effect in floating body configuration. In this regard, an experiment was conducted to examine the effects of hysteretic threshold voltage (Vt) on the performance of LEAP and CPL circuits.