About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 2004
Conference paper
A low-voltage swing latch for reduced power dissipation in high-frequency microprocessors
Abstract
We report in this paper a new low-swing latch (LSL) for low-power applications. Unlike the conventional transmission gate latch, the LSL allows reduced voltage on the clock inputs. Therefore the local clock buffer (LCB) can use reduced swing to save power while all other circuits are running at nominal voltage. We have implemented an accumulator loop experiment in an early version of IBM's 90 nm SOI technology [1] on a testchip. The experiment consists of an adder and a decrementer surrounded by latches to mimic logic between pipeline stages. Side-by-side comparisons between the transmission gate latch and LSL are designed to illustrate the superior power-performance tradeoff of the LSL approach. Hardware measurements have shown 12% AC power saving in 90nm technology. © 2004 IEEE.