About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
A 10-Bit 20-40 GS/S ADC with 37 dB SNDR at 40 GHz Input Using First Order Sampling Bandwidth Calibration
Abstract
An asynchronous 48× interleaved SAR ADC optimized for high SNDR above 20 GHz input frequency operating at 20-40 GS/s is presented. The ADC features an 8-channel interleaver with clock demultiplexing for enhanced bandwidth, a power- and area-optimized 2-stage SAR ADC, and bandwidth adjustment in the input sampling path. At 32 GS/s and 199 mW power consumption it achieves 47.3 dB SNDR near DC and 37.8 dB at 40 GHz input frequency with a core chip area of 0.16 mm2 in 14 nm FinFET CMOS technology.