About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
0.026μm2 high performance Embedded DRAM in 22nm technology for server and SOC applications
Abstract
This paper presents the industry's smallest Embedded Dynamic Random Access Memory (eDRAM) implemented in IBM's 22nm SOI technology. The bit cell area of 0.026μm2 achieves ∼60% scaling over the previous generation with deep trench (DT) capacitance optimized for performance and retention requirements. We report, for the first time, the asymmetric embedded stressor, cavity implant, through gate implant, and substrate n-band innovations to maintain aggressive cell scaling for the 22nm eDRAM technology.