Structured and tuned array generation (STAG) for high-performance random logicMatthew M. ZieglerGary S. Ditlowet al.2007GLSVLSI 2007
Multi-dimensional circuit and micro-architecture level optimizationQi ZhenyuMatthew Ziegleret al.2007ISQED 2007