Raymond Wu, Jie Lu
ITA Conference 2007
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
Raymond Wu, Jie Lu
ITA Conference 2007
Arun Viswanathan, Nancy Feldman, et al.
IEEE Communications Magazine
Yigal Hoffner, Simon Field, et al.
EDOC 2004
Maciel Zortea, Miguel Paredes, et al.
IGARSS 2021