About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2002
Conference paper
The clock distribution of the power4 microprocessor
Abstract
The clock distribution of the power4 microprocessor was discussed. In the system, 10-hour maximum jitter measurements showed that the phase locked loop (PLL) produces <5 ps cycle compression from the PLL and 30 ps total compression from the PLL plus clock distribution. Performance and schedule challenges of the global clock for the Power4 microprocessor were met using an silicon on insulator (SOI)-specific PLL and a simple streamlined global clock distribution methodology.