About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
TDDB failure distribution of metal gate / high-k CMOS devices on SOI substrates
Abstract
Extensive breakdown measurements with large statistic confirm that the TDDB failure distribution follows Poisson area scaling. However, towards larger areas and lower failure percentiles the distribution changes in ways similar to those reported for progressive breakdown in poly Si / SiON gate stacks. The change in failure distribution is found to be more pronounced for nFET than for pFET devices. In addition AC TDDB testing was explored, confirming the shape of the DC failure distributions but shows a significant reduction in TDDB lifetime for nFET devices. ©2009 IEEE.