About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2019
Conference paper
Spin-transfer torque MRAM with reliable 2 ns writing for last level cache applications
Abstract
We report for the first time reliable 2 ns switching of spin-transfer torque magneto-resistive random access memory (STT-MRAM) devices by demonstrating 100% write-error-rate (WER) yield at 1e-6 write-error floor of 254 devices with tight distributions and steep WER slope at a nominal size of 49 nm. A single device was demonstrated with 2 ns write pulses to have less than 1e-11 write-error rate, limited only by test time. We further demonstrate reliable 3 ns switching performance, with 99% WER yield at 1e-6 write-error floor of 256 devices with nominal size of 43 nm and a single device with less than 1e-11 write-error rate with a completely different free layer materials design. These two different free layer materials designs address one of the major remaining challenges for STT-MRAM to replace SRAM for last level cache (LLC) applications.