About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICSICT 2008
Conference paper
SMT and enhanced SPT with Recessed SD to improve CMOS Device Performance
Abstract
For nFET, mechanism of Stress Memorization Technique (SMT) has been investigated. It showed, for the first time, that SMT effect on nFET improvement is not only from poly gate, but also from Si at extension area. For pFET, a novel low cost technique to improve device performance by enhanced Stress Proximity Technique (eSPT) with Recessed SD (ReSD) has been demonstrated for the first time. pFET performance improvement of 40% was demonstrated with eSPT. 15% improvement in ring delay has been demonstrated with optimized eSPT. © 2008 IEEE.