About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Solid State Electronics
Paper
Simulations of collector resistance of pnp transistors for complementary bipolar technology
Abstract
This paper describes simulation results for the collector resistance of a vertical pnp for complementary bipolar LSI, which can be fabricated by adding a p-well formation to the npn process[1]. It is found that the performance fT and current driving capability of such pnp devices are limited by the collector resistance Rc. A simple method for extracting the lumped Rc from a device simulator is described. The simulations show that the collector charging time adds a significant amount to emitter-to-collector delay, and the quasi-saturation in the collector junction limits its current driving capability. These observations highlight the importance of collector design in high performance pnp. © 1989.