About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Semiconductor-On-Insulator lateral bipolar transistors for high-speed low-power applications
Abstract
We present the first comprehensive study of symmetric lateral bipolar transistors built on Semiconductor-On-Insulator (S-OI) wafers with CMOS-like process. Record-high IC > 3 mA/μm is demonstrated. Reduced voltage operation can be achieved with small-bandgap semiconductor materials such as SiGe and Ge. Base current analysis and emitter engineering provide understanding of device physics and pathways to performance optimization. Simulation studies suggest fmax > 1 THz is achievable, and BVCEO can be greatly increased in a stacked configuration.