Wei Huang, Malcolm Allen-Ware, et al.
IGCC 2011
The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models. © 2006 IEEE.
Wei Huang, Malcolm Allen-Ware, et al.
IGCC 2011
Cong Xu, Karthick Rajamani, et al.
Middleware 2018
Saravanan Sethuraman, Venkata Kalyan Tavva, et al.
IEEE TCADIS
Wei Huang, Charles Lefurgy, et al.
MICRO 2012