Jan S. Rellermeyer, Maher Amer, et al.
APSys 2018
The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models. © 2006 IEEE.
Jan S. Rellermeyer, Maher Amer, et al.
APSys 2018
James L. Peterson, Patrick J. Bohrer, et al.
IBM J. Res. Dev
Junaid Khalid, Eric Rozner, et al.
NSDI 2018
Wei Huang, Charles Lefurgy, et al.
MICRO 2012