About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2012
Conference paper
Room-temperature carrier transport in high-performance short-channel Silicon nanowire MOSFETs
Abstract
Room-temperature carrier transport in Si nanowire (NW) MOSFETs with gate lengths and diameters down to 25 and 8 nm, respectively, is analyzed. It is shown that in Si NWs, holes exhibit channel injection and thermal velocities, as high as the highest obtained for uniaxially strained planar Si-channel electrons, likely due to combination of strain and confinement. © 2012 IEEE.