About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Resonant clocking using distributed parasitic capacitance
Abstract
A resonant clock distribution scheme that dissipates less power than conventional, buffer-driven clock distribution is described. All clock buffers are removed and the clock energy is resonated between integrated inductors and the parasitic capacitance of the local clock network which form the energy storage elements of an LC VCO. Designed and fabricated in IBM's 0.13μm partially-depleted SOI, measurements show that the resonant clock dissipates 63% less power than a conventional, buffer-driven clock driving the same clock network.
Related
Conference paper
Regular logic fabrics for a via patterned gate array (VPGA)
Conference paper