Publication
Annual ASIC Conference and Exhibit 1993
Conference paper

Process-variation-tolerant zero skew clock routing

View publication

Abstract

A new hierarchical two-stage multiple-merge zero skew clock routing algorithm is presented. The routing results produced by the approach will have zero skew and minimal skew increase in the worst process-variation situation.

Date

Publication

Annual ASIC Conference and Exhibit 1993

Authors

Share