About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Parallel logic/fault simulation of VLSI array logic
Abstract
Current techniques in logic/fault simulation treat the problem as a nonnumeric one in which the basic primitives involved are Boolean operations, string matching/manipulation operations, bit- or wordwise comparison operations, etc. A technique for reformulating the problem in terms of standard vector and matrix operation primitives which are well supported on all scientific machines is described. The overall computing environment is assumed to be a scientific/engineering one, with Fortran as the primary coding medium and the hardware biased toward numerically intensive applications. Attention is restricted to VLSI array logic.
Related
Conference paper
Performance and functional verification of microprocessors
Conference paper