About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ASMC 2010
Conference paper
Methodology for trench capacitor etch optimization using voltage contrast inspection and special processing
Abstract
Embedded DRAM will play a much larger part in IBM server microprocessors for new SOI technologies. Etch of a deep trench (DT) into the substrate, which is used to form the capacitor, is a complicated multi-step process. One of the key elements is etch of the buried oxide layer. Voltage contrast (VC) inspection is used to detect defective DTs and can differentiate between opens in the buried oxide and those in the oxide hard mask. So these defects have a VC signal, special processing is needed to seal off the SOI layer. The process of finding the right beam conditions to detect the opens in the buried oxide, which are very subtle, is described. Failure analysis of these defects is also presented. © 2010 IEEE.