Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

Keith A. Jenkins; James P. Eckhardt

doi:10.1109/54.844337

IEEE Design and Test of Computers

Paper

01 Apr 2000

Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

View publication

Abstract

Excessive "jitter," caused primarily by power supply noise, can detract from the advantages of phase-locked loops. Moreover, in a multichip system, the accumulated phase error must be measured - not just the jitter.

Paper

High-frequency graphene voltage amplifier

Paper

Measurement of VLSI Power Supply Current by Electron-Beam Probing

Paper

A high aspect-ratio silicon substrate-via technology and applications: Through-wafer interconnects for power and ground and faraday cages for SOC isolation

Paper

RF potential of a 0.18-μm CMOS logic device technology

View all publications

Abstract

Related

High-frequency graphene voltage amplifier

Measurement of VLSI Power Supply Current by Electron-Beam Probing

A high aspect-ratio silicon substrate-via technology and applications: Through-wafer interconnects for power and ground and faraday cages for SOC isolation

RF potential of a 0.18-μm CMOS logic device technology