Phillip Restle
Applied Physics Letters
A highly efficient loop-based interconnect modeling methodology is proposed for multigigahertz clock network design and optimization. Closed-form loop resistance and inductance models are proposed for fully shielded global clock interconnect structures, which capture high-frequency effects including inductance and proximity effects. The models are validated through comparisons with electromagnetic simulations and measured data taken from a Power4 chip. This modeling methodology greatly improves the clock interconnect simulation efficiency and enables fast physical design exploration. Examples of interconnect performance optimization are demonstrated and design guidelines are proposed.
Phillip Restle
Applied Physics Letters
Phillip Restle, Ken Shepard
ASYNC 2005
Eric J. Fluhr, Steve Baumgartner, et al.
IEEE JSSC
Joachim Clabes, Joshua Friedrich, et al.
ICICDT 2004