About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
CSTIC 2011
Conference paper
Leakage engineering enabling PDSOI ring oscillators operating in sub-100pA/μm Ioff regime
Abstract
This work presents hardware demonstration of low power operation of PDSOI CMOS (Ioff down to ∼10pA/μm at Vdd=0.9V, 45nm node) transistors, exhibiting successful operation of low leakage ring oscillators (channel and junction leakage ∼30pA/invertor stage at Vdd=0.9V, 25C with 101 stages, pFET width=1.2μm, nFET width=0.8μm in each stage). The work highlights device and process feasibility study (through an asymmetric source/drain design) of enabling a PDSOI CMOS based low power application platform. ©The Electrochemical Society.